You are here:
PCIe 5.0 SerDes PHY
The Rambus PCI Express (PCIe) 5.0 and Compute Express Link (CXL) PHY is a low-power, area-optimized, silicon IP core designed with a system-oriented approach to maximize flexibility and ease of integration. It delivers up to 32 GT/s data rates in performance-intensive applications for artificial intelligence (AI), data center, edge, 5G infrastructure and graphics. With the Northwest Logic Expresso 5.0 controller core it comprises a complete PCIe 5.0 SerDes subsystem. Alternatively, it can be integrated with PIPE 5.2-compliant 3rd-party controllers. The PCIe 5 SerDes PHY supports PCIe 5.0, 4.0, 3.0 and 2.0, and has full support for manufacturability.
How PCIe 5.0 Works
The Rambus PCIe 5.0 PHY with the Expresso 5.0 digital controller comprise a high-performance serial link subsystem. Optimized for power in challenging, high-loss channels, our PCIe 5.0 interface solution is ideal for performance-intensive AI, data center, edge, 5G infrastructure and graphics applications.
The PHY consists of a PMA hard macro that supports PCIe 5.0, 4.0, 3.0 and 2.0 protocols and a physical coding sublayer (PCS) soft macro for PCIe that is PIPE 5.2 compliant. Co-verified with the Northwest Logic Expresso 5.0 digital controller, the PHY can also be integrated with 3rd-party PIPE 5.2-compliant controllers.
How PCIe 5.0 Works
The Rambus PCIe 5.0 PHY with the Expresso 5.0 digital controller comprise a high-performance serial link subsystem. Optimized for power in challenging, high-loss channels, our PCIe 5.0 interface solution is ideal for performance-intensive AI, data center, edge, 5G infrastructure and graphics applications.
The PHY consists of a PMA hard macro that supports PCIe 5.0, 4.0, 3.0 and 2.0 protocols and a physical coding sublayer (PCS) soft macro for PCIe that is PIPE 5.2 compliant. Co-verified with the Northwest Logic Expresso 5.0 digital controller, the PHY can also be integrated with 3rd-party PIPE 5.2-compliant controllers.
特色
- Complete SerDes subsystem solution with co-validated Expresso 5.0 digital controller core from Northwest Logic, a Rambus company
- PIPE 5.2-compliant interface for integration with 3rd-party controllers
- PHY supports CXL interface specification
- Duplex lane configurations of x1, x2, x4, x8 and x16 with bifurcation support
- Flexible ASIC clocking
- Multi-tap Tx Finite Impulse Response (FIR) equalizer with multi-level de-emphasis
- Continuous-time linear equalizer (CTLE) and multi-tap decision feedback equalizer (DFE) capable of compensating more than 36dB of channel insertion loss across PVT
- Support for transmitter and receiver spread spectrum clocking (SSC) to meet FCC regulations for electro-magnetic interference (EMI)
- Expandable register interface enabling communication with multiple PMAs and PCS-BIST soft macros
- Built-in self test (BIST) with ATPG and AC/DC Boundary scan support
- Built-in per-channel PRBS-7, 9, 11, 15, 23, 31 and user-defined pattern generation and checking for standalone loopback testing
- In-situ real-time monitoring and receive data eye schmoo enabling PCIe RX margining feature
- Operation across a wide temperature range (-40 C to +125 )
- Automatic calibration of key circuits to maximize performance and yields
可交付内容
- PMA Hard Macro
- Verilog models
- LEF abstracts (.lef)
- Timing models (.lib)
- CDL netlists (.cdl)
- ATPG models
- IBIS-AMI models
- GDSII layout
- DRC & LVS reports
- PCS-BIST Soft Macro
- RTL model
- Datasheet
- SoC Integration guide
Block Diagram of the PCIe 5.0 SerDes PHY
查看 PCIe 5.0 SerDes PHY 详细介绍：
- 查看 PCIe 5.0 SerDes PHY 完整数据手册
- 联系 PCIe 5.0 SerDes PHY 供应商
PCIe 5.0 SerDes PHY
- PCI Express GEN 4/5 Port SERDES PHY - Samsung 8LPP
- Single Lane and Quad Lane 5Gbps PCIe2.0 PHY IP in TSMC 28HPC process
- Single Lane and Quad Lane 5Gbps PCIe2.0 PHY IP in GF 28SLP process
- Single Lane and Quad Lane 5Gbps PCIe2.0 PHY IP in TSMC 55LP process
- Single Lane and Quad Lane 5Gbps PCIe2.0 PHY IP in TSMC 65GP process
- PCI Express 5.0/4.0/3.0/2.1/1.1 Core