PCIe 3.0 Serdes PHY IP, Silicon Proven in SMIC 14SFP

This Peripheral Component Interconnect Express (PCIe) x4 PHY is compliant with PCIe 3.0 Base Specification with support of PIPE 4.3 interface spec. Lower power consumption is achieved due to support of additional PLL control, reference clock control, and embedded power gating control. Also, since low power mode setting is configurable, the PHY is widely applicable for various scenarios under different consideration of power consumption.
T2M provides the best-in-class, highly configurable PCIe 3.0 PHY that complies with ECN 1.0a and PCie 3.0 specifications and is aimed at both client and corporate applications. The eight-lane arrangement of the PHY IP allows for maximum throughput while supporting a wide range of applications. It can be tailored by the client for lower data rates (Gen2) or fewer lanes. Additionally, it offers L1 substates L1.1 and L1.2, allowing for easy integration in applications with strict power requirements while maintaining
minimal silicon area.

• 查看 PCIe 3.0 Serdes PHY IP, Silicon Proven in SMIC 14SFP 完整数据手册
• 联系 PCIe 3.0 Serdes PHY IP, Silicon Proven in SMIC 14SFP 供应商