You are here:
PCIe 2.0 Serdes PHY IP, Silicon Proven in SMIC 40LL
PCIe Gen 2 PHY IP is a physical layer (PHY) IP solution for consumer electronics, that allows for a full featured customization and complies with the PCIe2.0 fundamental specifications while incorporating mixed signal circuits to provide 2.5GT/s and 5.0GT/s data transfer speeds. Physical Media Attachment (PMA) and Physical Coding Sublayer (PCS) are the two levels that make up the PCIe2.0 PHY IP. It simply connects to either the PCIe2.0 MAC layer utilizing the industry-standard PIPE-3.0 interface. The PCIe2.0 PHY IP transceiver is optimized for low power consumption and small die area while retaining great result and data throughput. The PCIe2.0 PHY IP includes an on-chip physical transceiver solution with ESD protection, a built-in self-test module with inbuilt jitter injection, and a dynamic normalization circuit that ensures full support for high-performance configurations.
查看 PCIe 2.0 Serdes PHY IP, Silicon Proven in SMIC 40LL 详细介绍：
- 查看 PCIe 2.0 Serdes PHY IP, Silicon Proven in SMIC 40LL 完整数据手册
- 联系 PCIe 2.0 Serdes PHY IP, Silicon Proven in SMIC 40LL 供应商
Block Diagram of the PCIe 2.0 Serdes PHY IP, Silicon Proven in SMIC 40LL
