256x8 Bits OTP (One-Time Programmable) IP, TSMC 0.13um 1.5V/3.3V LP Process
You are here:
DisplayPort Tx PHY & Controller - SMIC90ll/g
The INNO eDP TX PHY is VESA DP1.1a, eDP v1.3 compliant and can be configured to support from 1 to 4 lanes. By providing up to HBR output at 2.7Gb/s, the INNO eDP TX PHY can carry high quality multi-channel audio data along with all standard and high-definition consumer electronics video formats. Composed of both PHY and controller, the INNO eDP TX offers simple SOC implementation.
查看 DisplayPort Tx PHY & Controller - SMIC90ll/g 详细介绍：
- 查看 DisplayPort Tx PHY & Controller - SMIC90ll/g 完整数据手册
- 联系 DisplayPort Tx PHY & Controller - SMIC90ll/g 供应商
4Lanes IP
- MIPI D-PHY 1.5Gbps (4-lanes TX/RX, PLL Integrated) TSMC 28HPM
- MIPI D-PHY 1.5Gbps (4-lanes RX) TSMC 28HPC
- MIPI D-PHY 1.5Gbps (4-lanes TX, PLL Integrated) TSMC 28HPC
- MIPI D-PHY 1.5Gbps (4-lanes RX) TSMC 28HPM
- MIPI D-PHY 1.5Gbps (4-lanes TX, PLL Integrated) TSMC 28HPM
- MIPI D-PHY 1.5Gbps (4-lanes RX) TSMC 28LP