You are here:
Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 40SP
The Display Port 1.4 Rx IP Channel's maximum capacity is supported. Programmable analogue parameters including CDR Bandwidth, Equalizer Strength, Terminator Resistor, and BGR Voltage are available up to 5.4bps per channel (HBR2). Additionally, they offer alternatives for testability such the PLL alone test and the analogue signal monitor.
查看 Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 40SP 详细介绍：
- 查看 Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 40SP 完整数据手册
- 联系 Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 40SP 供应商
Block Diagram of the Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 40SP
Display Port 1.4 Rx IP in UMC 28HPC+ IP
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 28HPC
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 28HPC+
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 28HPC
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 55SP
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 40SP
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 55SP