You are here:
Low Power V-by-One HS SerDes
Includes all high-speed analog functions for serializer and deserializer PMA. Optimized for low power operation.
Proven compatibility -- In mass production with common V-by-One parts.
Proven compatibility -- In mass production with common V-by-One parts.
特色
- Data rates of <600Mb/s to 4Gb/s
- Compatible with FibreChannel, JESD 204, V-by-One, CPRI, OIF-CEI-6G-SR
- Separate PLLs for Tx and Rx support a single crystal reference clock or separate references from 20MHz to 400MHz
- Separate Serializer and Deserializer macros simplify assembly of multiple configurations
- IO library integrated to simplify integration and lower ESD risk
- Trimmable on-die termination ensures excellent signal integrity
- Comprehensive power-down control
可交付内容
- GDSII
- CDL Netlist (MG Calibre Compatible)
- Functional Verilog Model
- Liberty timing models (.lib)
- LEF
- Application Note with integration and production test guidelines
应用
- UHD-TV (4k TV) displays
- MFPs
- Scanners
- Semi-custom chip-chip interfaces
- Low power backplanes
Block Diagram of the Low Power V-by-One HS SerDes
查看 Low Power V-by-One HS SerDes 详细介绍：
- 查看 Low Power V-by-One HS SerDes 完整数据手册
- 联系 Low Power V-by-One HS SerDes 供应商