32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Multi Standard programmable SERDES PHY with single/multi-lane configurations with support of long-reach channel
查看 Multi Standard programmable SERDES PHY with single/multi-lane configurations with support of long-reach channel 详细介绍:
- 查看 Multi Standard programmable SERDES PHY with single/multi-lane configurations with support of long-reach channel 完整数据手册
- 联系 Multi Standard programmable SERDES PHY with single/multi-lane configurations with support of long-reach channel 供应商
SERDES IP
- 250Mbps to 12.7Gbps Multiprotocol SerDes PMA
- 125Mbps to 16Gbps Multi-protocol SerDes PMA
- 250Mbps to 8.1Gbps Multi-protocol SerDes PMA, wire-bond
- 1-56/112G Multi-protocol Serdes (Interlaken, JESD204, CPRI, Ethernet, OIF/CEI)
- 400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency