PCI Express Gen1/Gen2/Gen3 Hybrid Controller with SRIOV Support
The PCI Express Hybrid (RC and EP) Controller is part of the PCI-Express (GPEX) family of IP solutions which includes Endpoint (GPEX-EP), Root Complex (GPEX-RC), Switch port Controller (GPEX-SW), Switch (GPEX-SWITCH), GPEX-AXI Bridge (GPEX-AXI), GPEX-AHB Bridge (GPEX-AHB) and Advanced Switching (GPEX-AS) designs.
The controller's simple, configurable and layered architecture is independent of application logic, PHY designs, implementation tools and, most importantly, the target technology. Mobiveil solution allows the licensees to easily migrate among FPGA, Gate array and Standard cell technologies optimally. Its flexible backend interface makes it easy to be integrated into wide range of applications. Mobivel solution provides highly scalable bandwidth through configurable lanes, widths and frequencies.
The PCI Express Hybrid (RC and EP) Controller leverages years of experience in PCI, PCI-X and HyperTransport technologies and the expertise in creating system validated IP solutions with RTL, synthesis, simulation, board and software elements to offer lowest risk in terms of compliance and inter operability.
查看 Gen5 PCIe Hybrid Controller with SR-IOV and ARI Support 详细介绍:
- 查看 Gen5 PCIe Hybrid Controller with SR-IOV and ARI Support 完整数据手册
- 联系 Gen5 PCIe Hybrid Controller with SR-IOV and ARI Support 供应商
Block Diagram of the Gen5 PCIe Hybrid Controller with SR-IOV and ARI Support

PCI Express IP
- PCIe 2.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- PCIe 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- Gen5 PCIe Transparent Switch
- PCIe 4.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
- PHY/PCS Logical Sub-Block IP Core for PCIe supporting PCIe 5.0, 4.0, 3.1 PHY/PMA and compliant to the PIPE 5.2 and 4.4.1 Specifications
- PCIe 2.1 Controller with the PHY Interface for PCI Express (PIPE) specification and native user interface support