You are here:
MIPI DSI Host IP Core
HIP 3500 is MIPI DSI Host (TX) IP core. HIP 3500 receives pixel data and commands from the host processor through AXI/AHB interface and sends data to PPI interface. HIP 3500 is highly configurable IP core allowing optimal solution for many applications based on display panel control. HIP 3500 supports the transmission in forward and reverse directions.
DSI (Display Serial Interface) defines protocol between host processor and a peripheral such as Display device, based on MIPI Alliance specifications for mobile devices interfaces, which operates with pixels and command sets specified in the DCS standard. Its purpose is to send pixels and commands to the peripheral such as Display and receives back pixel or status information from the peripheral.
DSI (Display Serial Interface) defines protocol between host processor and a peripheral such as Display device, based on MIPI Alliance specifications for mobile devices interfaces, which operates with pixels and command sets specified in the DCS standard. Its purpose is to send pixels and commands to the peripheral such as Display and receives back pixel or status information from the peripheral.
查看 MIPI DSI Host IP Core 详细介绍：
- 查看 MIPI DSI Host IP Core 完整数据手册
- 联系 MIPI DSI Host IP Core 供应商
Block Diagram of the MIPI DSI Host IP Core
MIPI DSI IP
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI DSI Receiver Controller v1.3
- MIPI DSI Transmit Controller v1.3
- MIPI CSI DSI Controller - CPHY CSI-2 Transmitter v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1.
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI C-PHY/D-PHY Combo TX+ IP 4.5Gsps/4.5Gbps in TSMC N5