You are here:
MIPI DSI Receiver Controller v1.3
The Arasan DSI Device Controller IP is designed to provide MIPI compliant high speed serial connectivity for mobile display modules with Type 1 to 4 architectures. Serial connectivity to the mobile applications processor’s DSI host is implemented using 1 to 4 D-PHY’s (also available from Arasan), depending on display bandwidth needs. This IP connects to the D-PHY’s through the PPI interface.
Display modules consist of display driver logic driving display signals onto a display device or panel. On the display driver side, Arasan’s DSI Device Controller provides the DBI Interface for Types 1 to 3 display modules, and the DPI Interface for Types 2 to 4 displays.
Initial configuration of this IP can be done through programmed IO over the AHB bus, however, other bus interfaces can be provided upon request.
Display modules consist of display driver logic driving display signals onto a display device or panel. On the display driver side, Arasan’s DSI Device Controller provides the DBI Interface for Types 1 to 3 display modules, and the DPI Interface for Types 2 to 4 displays.
Initial configuration of this IP can be done through programmed IO over the AHB bus, however, other bus interfaces can be provided upon request.
特色
- Compliant with the following MIPI specifications
- Display Serial Interface (DSI) version 1.02
- Display Pixel Interface (DPI-2) version 2.00
- Display Bus Interface (DBI) version 2.00
- Display Command Set (DCS) version 1.02
- D-PHY version 1.2
- DSI Host-side interface supports
- Connectivity to D-PHY through PPI Interface
- 1 to 4 data lane support
- Hi-Speed (HS) receive from 80 Mbps to 1.5Gbps per lane
- Low Power (LP) receive/transmit from/to host at 10 Mbps
- Continuous and stoppable clocks on clock lane
- Bus turnaround with contention and fault recovery
- Switching to and from Low Power (LP) and Ultra-low Power (ULPS) modes
- EOT, ECC, and CRC enable/disable mechanisms
- Multiple packets per transmission with interleaved data stream
- Acknowledge packets and trigger messages
- Programmable error injection in Verification IP and error detection in design IP
- Display Panel Connectivity and video/command processing
- DPI or DBI, depending on panel or display unit architecture
- Generic command support
- Generic parallel interface for sending and receiving vendor-specific information to and from the display driver logic in the display module
- Support for all generic read/writes over DBI/Generic interface
- Video mode support
- Supports wide range of display resolution and pixel formats
- Supported display resolutions: QQVGA, QCIF, QVGA, CIF,VGA,WVGA, XGA, 1080p, QXGA, QSXGA
- Burst mode and non-burst transfers over DPI interface
- DBI support
- Supports 8/9/16-bit data transfer in DBI TypeB interface
- Supports all DCS commands
- AHB Interface for register configuration and monitoring using programmed IO
优势
- Fully compliant to MIPI standard
- Small footprint
- Code validated with Spyglass
- Functionality ensured with comprehensive verification
- Product quality proven with silicon
- Premier direct support from Arasan IP core designers.
可交付内容
- Verilog HDL of the IP Core
- Synthesis scripts
- Verification environment
- User guides for design and verification
Block Diagram of the MIPI DSI Receiver Controller v1.3
查看 MIPI DSI Receiver Controller v1.3 详细介绍：
- 查看 MIPI DSI Receiver Controller v1.3 完整数据手册
- 联系 MIPI DSI Receiver Controller v1.3 供应商