You are here:
LPDDR2/DDR3 Memory Controller
The Cadence Denali Controller IP for LPDDR2/DDR3 is a configurable LPDDR/DDR design with the ability to support a wide range of high-bandwidth memory applications.
It includes sophisticated engines to rearrange transactions and maximize memory bus utilization. Programmable arbitration algorithms allow for multiple ports to share the memory bus efficiently. The Denali Controller IP for LPDDR3/DDR3 is configurable to meet specific data profiles and enables performance optimization for an individual system and memory requirements.
It includes sophisticated engines to rearrange transactions and maximize memory bus utilization. Programmable arbitration algorithms allow for multiple ports to share the memory bus efficiently. The Denali Controller IP for LPDDR3/DDR3 is configurable to meet specific data profiles and enables performance optimization for an individual system and memory requirements.
查看 LPDDR2/DDR3 Memory Controller 详细介绍：
- 查看 LPDDR2/DDR3 Memory Controller 完整数据手册
- 联系 LPDDR2/DDR3 Memory Controller 供应商