DDR2/DDR3/DDR3L/LPDDR2 I/O Buffer - TSMC 40 CLN40LP

Analog Bits impedance programmable I/O buffer provides a high-speed physical interface solution to support the increasing bandwidths demanded by today’s high-performance DDR2/DDR3/DDR3L/LPDDR2 applications. The I/O buffer delivers performance up to 533MHz (1066Mbps data rate), and serves as the integral link between the memory controller / PHY interface and the latest DDR2/DDR3/DDR3L/LPDDR2 memory devices.

• 查看 DDR2/DDR3/DDR3L/LPDDR2 I/O Buffer - TSMC 40 CLN40LP 完整数据手册
• 联系 DDR2/DDR3/DDR3L/LPDDR2 I/O Buffer - TSMC 40 CLN40LP 供应商