32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
FPD-link, 30Bits Color LVDS Receiver, 150Mhz (SVGA/WXGA)
V-Trans 's FPD Link Receiver Macro is based on National Semiconductor openLDI specification v0.95 dated May 13th 1999 that allow the transfer of digital display data between a display source and a display device.
This receiver converts 5 LVDS, (low voltage differential signaling) data streams, into 30bits (single pixel) CMOS data plus 5 control signals (VSYNC, HSYNC, DE, and 2 user-defined signals).
At a maximum pixel rate of 90Mhz, LVDS data line speed is 630Mbps, providing a total maximum bandwidth of 3.15Gb/s (394Mbytes per second).
查看 FPD-link, 30Bits Color LVDS Receiver, 150Mhz (SVGA/WXGA) 详细介绍:
- 查看 FPD-link, 30Bits Color LVDS Receiver, 150Mhz (SVGA/WXGA) 完整数据手册
- 联系 FPD-link, 30Bits Color LVDS Receiver, 150Mhz (SVGA/WXGA) 供应商