Digital and mixed-signal IP and ASIC RISC-V reference design for USB Type-C/PD power adapter/charger
You are here:
CPRI 7.0
Chip Interfaces Common Public Radio Interface (CPRI) 7.0 core is a silicon agnostic implementation of the CPRI 7.0 specification, which is targeting both ASIC and FPGAs CPRI. CPRI is a high-speed serial interface designed to meet or exceed the requirements of base band systems, C-RAN switches, Digital Front-End (DFE) processors or advanced test systems. With its extreme flexibility and reduced logic consumption, the CPRI 7.0 IP core is the perfect match whether the application is REC (Radio Equipment Controller) or RE (Radio Equipment).
The core can be dynamically configured to handle wireless multi-mode radio systems implementing deterministic latency features and high-performance throughputs required by LTE-A and 5G radio base stations.
The CPRI cores come in several versions to suit any implementation scenario whether speed, a compact size or a wide feature set is required.
The core can be dynamically configured to handle wireless multi-mode radio systems implementing deterministic latency features and high-performance throughputs required by LTE-A and 5G radio base stations.
The CPRI cores come in several versions to suit any implementation scenario whether speed, a compact size or a wide feature set is required.
查看 CPRI 7.0 详细介绍：
- 查看 CPRI 7.0 完整数据手册
- 联系 CPRI 7.0 供应商
Block Diagram of the CPRI 7.0
