You are here:
10-Bit 10MS/s Current Steering DAC
The S3DA10M10BT55ULP employs a current steering architecture with differential current outputs. It uses 5 linear bits and 5 binary bits, all of which are generated from within the current source array.
This segmentation results in an excellent static performance and reduced glitch energy at the output. This also ensures parasitics within the DAC are minimized. Furthermore, the distortion at the output is greatly reduced by using propriety latch architecture.
The combination of static performance, reduced glitch energy, minimized parasitics and reduced distortion, results in outstanding dynamic performance over a wide range of conditions including frequencies close to the DAC Nyquist frequency.
This segmentation results in an excellent static performance and reduced glitch energy at the output. This also ensures parasitics within the DAC are minimized. Furthermore, the distortion at the output is greatly reduced by using propriety latch architecture.
The combination of static performance, reduced glitch energy, minimized parasitics and reduced distortion, results in outstanding dynamic performance over a wide range of conditions including frequencies close to the DAC Nyquist frequency.
查看 10-Bit 10MS/s Current Steering DAC 详细介绍：
- 查看 10-Bit 10MS/s Current Steering DAC 完整数据手册
- 联系 10-Bit 10MS/s Current Steering DAC 供应商
Block Diagram of the 10-Bit 10MS/s Current Steering DAC
