Simulation VIP for UART

The Simulation VIP is ready-made for your environment, providing consistent results whether you are using Incisive®, Synopsys VCS®, or Mentor Questa® simulators. You have the freedom to build your testbench using any of these verification languages: SystemVerilog, e, Verilog, VHDL, or C/C++. Simulation VIP supports the Universal Verification Methodology (UVM) as well as legacy methodologies.

Product Highlights
- Compatible with industry-standard UART 16550
- Full-duplex asynchronous communications
- Auto baud rate detection

• 查看 Simulation VIP for UART 完整数据手册
• 联系 Simulation VIP for UART 供应商