TSMC 3nm (N3E) 1.2V/1.8V GPIO with 1.8V Failsafe Libraries, multiple metalstacks
Zero Additional Mask MTP
Perfect fit for trimming and parameter storage in Sensor, Power and Analog ICs especially for automotive applications.
It also achieves low cost implementation due to its very short test time and baking time while you need Zero additional mask or process step in manufacturing.
It supports process nodes down to around 40nm and P/E cycle up to 10K times.
查看 Zero Additional Mask MTP 详细介绍:
- 查看 Zero Additional Mask MTP 完整数据手册
- 联系 Zero Additional Mask MTP 供应商