MIPI C-PHY v2.0 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (N5, N3E, N3P)
You are here:
ZBT SRAM memory controller
This hardware IP core is a ZBT SRAM controller capable of automatically managing single address and full continuous burst read/writes to ZBT SRAM memory chips.
查看 ZBT SRAM memory controller 详细介绍:
- 查看 ZBT SRAM memory controller 完整数据手册
- 联系 ZBT SRAM memory controller 供应商
