You are here:
XPHY Low power Chip to Chip SerDes IP, Silicon Proven in ST 28FDSOI
These IPs are targeted at applications requiring high speed, high bandwidth, low-power consumption, and low-latency interfaces.
查看 XPHY Low power Chip to Chip SerDes IP, Silicon Proven in ST 28FDSOI 详细介绍：
- 查看 XPHY Low power Chip to Chip SerDes IP, Silicon Proven in ST 28FDSOI 完整数据手册
- 联系 XPHY Low power Chip to Chip SerDes IP, Silicon Proven in ST 28FDSOI 供应商
Block Diagram of the XPHY Low power Chip to Chip SerDes IP, Silicon Proven in ST 28FDSOI
