Low jitter, low-power clock-deskew PLL operating from 6GHz to 9.5GHz on GF 22nm FDX
You are here:
WCDMA Release 9 compliant Viterbi Decoder
The Lekha IP – 3GPP WCDMA Viterbi Decoder IP Core V1.0 addresses the implementation of the Viterbi Decoder defined as part of the Forward Error Correction block compliant to 3GPP TS 25.212 V 9.5.0
查看 WCDMA Release 9 compliant Viterbi Decoder 详细介绍：
- 查看 WCDMA Release 9 compliant Viterbi Decoder 完整数据手册
- 联系 WCDMA Release 9 compliant Viterbi Decoder 供应商
Block Diagram of the WCDMA Release 9 compliant Viterbi Decoder
