MIPI C-PHY v1.2 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (16nm,N6, N5)
You are here:
Video Encoder Interface
Video Encoder Interface core accepts unformatted video data (without blanking/synchronization information) in 10-bit Y’CbCr 4:2:2 format and outputs 10-bit synchronized video in conformance with BT.601/656 recommendation to a video encoder.
查看 Video Encoder Interface 详细介绍：
- 查看 Video Encoder Interface 完整数据手册
- 联系 Video Encoder Interface 供应商
FPGA IP Core IP
- RT-630-FPGA Hardware Root of Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- Ethernet TSN Switch IP Core - Efficient and Massively Customizable
- CXL 2.0 Agilex FPGA Acclerator Card
- PCIe Gen3 to SRIO Gen3 Bridge (FPGA)
- 65nm/40nm Low Power eFPGA IP and Open Source FPGA Software