Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
You are here:
VESA DSC Decoder IP
DSC DECODER core is compliant with standard VESA Display Stream Compression version 1.1/1.2/1.2a. Through its compatibility, it provides a simple interface to a wide range of low-cost devices. DSC DECODER IIP is proven in FPGA environment. The host interface of the DSC DECODER can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.
查看 VESA DSC Decoder IP 详细介绍:
- 查看 VESA DSC Decoder IP 完整数据手册
- 联系 VESA DSC Decoder IP 供应商
vesa dsc IP
- VESA DSC (Display Stream Compression) 1.2b Video Encoder
- VESA DSC (Display Stream Compression) 1.2b Video Decoder
- ASIL-B Ready ISO 26262 Certified VESA DSC (Display Stream Compression) 1.1 Encoder
- VESA DisplayPort 1.4 RX IP Subsystem for Xilinx FPGAs
- VESA DSC 1.2b Encoder for Xilinx FPGAs
- VESA DSC 1.2b Decoder IP Core for Xilinx FPGAs