You are here:
VESA DisplayPort 2.0 FEC RX
The DisplayPort Forward Error Correction (FEC) Receiver IP Core implements Reed-Solomon FEC and symbol interleaving as specified by the VESA DisplayPort 2.0 specification. Forward Error Correction is required to ensure low bit error rate at UHBR link rates and glitch-free Display Stream Compression (DSC) bitstream transport.
查看 VESA DisplayPort 2.0 FEC RX 详细介绍：
- 查看 VESA DisplayPort 2.0 FEC RX 完整数据手册
- 联系 VESA DisplayPort 2.0 FEC RX 供应商
Block Diagram of the VESA DisplayPort 2.0 FEC RX
DisplayPort IP
- HDCP 2.3 Embedded Security Modules on DisplayPort/USB Type-C
- VESA DisplayPort 1.4 Forward Error Correction (FEC) Receiver
- VESA DisplayPort 1.4 Forward Error Correction (FEC) Transmitter
- VESA DisplayPort 1.4 RX IP Subsystem for Xilinx FPGAs
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC
- Multi-protocol SerDes PMA - PCIe1 PCIe2 PCIe3 PCIe4 PCIe5 and more