You are here:
VESA Display Stream Compression (DSC) IP Core
Display Stream Compression offers inter-operable, visually lossless real-time, video compression to satisfy the emerging high bandwidth and high resolution video technologies. Bitec offer a highly optimized implementation of the DSC 1.2a as a stand-alone component and/or an integrated component to the Bitec DisplayPort 1.4 and HDMI 2.1 IP Cores.
The DSC encoder or decoder has a rich set of parameterizations to enable an optimal customer implementation. User parameterized number of slices enables targeting of different transport protocols such as MIPI or DisplayPort.
The Bitec DSC Implementation has a rich set of parameters to allow for a optimized and customized solution. Complete control of color depth, image geometry and prediction methods are available to reduce resource usage and boost performance.
The DSC encoder or decoder has a rich set of parameterizations to enable an optimal customer implementation. User parameterized number of slices enables targeting of different transport protocols such as MIPI or DisplayPort.
The Bitec DSC Implementation has a rich set of parameters to allow for a optimized and customized solution. Complete control of color depth, image geometry and prediction methods are available to reduce resource usage and boost performance.
查看 VESA Display Stream Compression (DSC) IP Core 详细介绍：
- 查看 VESA Display Stream Compression (DSC) IP Core 完整数据手册
- 联系 VESA Display Stream Compression (DSC) IP Core 供应商
Block Diagram of the VESA Display Stream Compression (DSC) IP Core
VESA DSC IP
- VESA DSC (Display Stream Compression) 1.2a Video Encoder
- VESA DSC (Display Stream Compression) 1.2a Video Decoder
- VESA DSC Encoder
- MIPI DSI-2 controllers with VESA DSC for high-speed serial interface between application processor and displays
- VESA DSC Decoder
- VESA DSC 1.2a Decoder IP Core for Xilinx FPGAs