The BitCsi2Rx IP is a receiver for camera sensor signals, to be used in an FPGA or ASIC.
It receives camera signals in accordance with the MIPI CSI-2 and D-PHY specifications. BitCsi2Rx converts these signals to parallel video signals for AXI4- Stream Video standard. To make it easier to interface BitCsi2Rx with various other design blocks, it also outputs fval (frame valid) and lval (line valid) signals for synchronization.
Third generation of the IP, so it very compact, from only 500 LUTs/FFs, including the D-PHY.
A MIPI CSI-2 transmitter IP is also available from BitSim, BitCsi2Tx.
It has been used with SoCs like: i.MX8-series (NXP), OMAP (TI), MPSoC (Xilinx), Snapdragon (Qualcomm) and Xavier (Nvidia).