MIPI C-PHY v1.2 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (16nm,N6, N5)
You are here:
V-by-One Receiver
Analog part of 600Mbps to 4Gbps 4-lane V-By-One receiver with embedded CDR circuit, VCC=0.9V; UMC 28nm HPC+ LowK Logic Process.
查看 V-by-One Receiver 详细介绍：
- 查看 V-by-One Receiver 完整数据手册
- 联系 V-by-One Receiver 供应商
V-by-One IP
- Multi-protocol SerDes PMA - PCIe1 PCIe2 PCIe3 PCIe4 PCIe5 and more
- Multi-protocol SerDes PMA in FDSOI (GF22FDX FDX 22FDX) - PCIe1 PCIe2 PCIe3 PCIe4 and more
- Programmable Low Power V-by-One SERDES - GLOBALFOUNDRIES 65 65G
- V-By-One Receiver_8ch
- V-By-One PHY & Controller (Tx+ Rx)
- Analog part of 600Mbps to 4Gbps 8-lane V-By-One transmitter with embedded PLL circuit, VCC=0.9V; UMC 28nm HPC+ LowK Logic Process.