UFS 3.0 Host Controller with AES Encryption compatible with M-PHY 4.0 and UniPro 1.8
USB 3.0 SATA 3.0 PCIe 2.0 XAUI MultiPHY TSMC 40LP
High data rates are accurately achieved through fully programmable TX drivers and auto-calibrated on-die terminations.
The design is completely self-contained including: IO pads, primary and secondary ESD enabling simple integration.
This Multi-SERDES PHY has been designed with DFT in mind by incorporating at-speed BIST, loopback and boundary scan.
查看 USB 3.0 SATA 3.0 PCIe 2.0 XAUI MultiPHY TSMC 40LP 详细介绍:
- 查看 USB 3.0 SATA 3.0 PCIe 2.0 XAUI MultiPHY TSMC 40LP 完整数据手册
- 联系 USB 3.0 SATA 3.0 PCIe 2.0 XAUI MultiPHY TSMC 40LP 供应商