MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
You are here:
USB 2.0 OTG PHY IP, UMC 55nm LP process
USB2.0 OTG PHY (VDT and ID are included in PHY), UMC 55nm LP Low-K Logic process.
查看 USB 2.0 OTG PHY IP, UMC 55nm LP process 详细介绍：
- 查看 USB 2.0 OTG PHY IP, UMC 55nm LP process 完整数据手册
- 联系 USB 2.0 OTG PHY IP, UMC 55nm LP process 供应商