Analog Front End: 16x 12-bit 200 MSPS ADCs, 14x Voltage DACs, 4x 250 MSPS DACs, 4x TVM, LDO
You are here:
USB 1.1 PHY IP, UMC 0.13um LL/FSG process
USB 1.1 transceiver, UMC 0.13um LL Logic/FSG process.
查看 USB 1.1 PHY IP, UMC 0.13um LL/FSG process 详细介绍:
- 查看 USB 1.1 PHY IP, UMC 0.13um LL/FSG process 完整数据手册
- 联系 USB 1.1 PHY IP, UMC 0.13um LL/FSG process 供应商
