UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
You are here:
Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm LP process
UMC 55nm LP/HVT Low-K Logic process 12-Track Generic Core Cell Library.
查看 Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm LP process 详细介绍：
- 查看 Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm LP process 完整数据手册
- 联系 Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm LP process 供应商