You are here:
Standard Cell PowerSlash(TM) Library IP, RVT, UMC 90nm LL process
UMC 90nm LL/RVT Low-K process Low Power POWERSLASH Core Cell Library.
查看 Standard Cell PowerSlash(TM) Library IP, RVT, UMC 90nm LL process 详细介绍：
- 查看 Standard Cell PowerSlash(TM) Library IP, RVT, UMC 90nm LL process 完整数据手册
- 联系 Standard Cell PowerSlash(TM) Library IP, RVT, UMC 90nm LL process 供应商
Library IP
- 12 track thick oxide standard cell library at TSMC 40 - low leakage and direct battery connection (operating voltages from 1.1 V to 3.3 V)
- 12 track thick oxide standard cell library at TSMC 40 - low leakage and direct battery connection (operating voltages from 1.1 V to 3.3 V)
- 12 track thick oxide standard cell library at TSMC 40 - low leakage and direct battery connection (operating voltages from 1.1 V to 3.3 V)
- 12 track thick oxide standard cell library at TSMC 40 - low leakage and direct battery connection (operating voltages from 1.1 V to 3.3 V)
- DPA Resistant Software Library
- High ESD analog IO library