Multi Protocol IO Concentrator (RDC) IP Core for Safe and Secure Ethernet Network
Spatial image transformation accelerator
The Spatial image transformation core is packaged for the Xilinx IP Integrator tool and can be combined with other Xilinx IP cores. The parameters are completely configurable in the module allowing the designer to adjust for different image processing pipelines.
查看 Spatial image transformation accelerator 详细介绍:
- 查看 Spatial image transformation accelerator 完整数据手册
- 联系 Spatial image transformation accelerator 供应商
Block Diagram of the Spatial image transformation accelerator

image processing IP
- UHD Image Signal Processing (ISP) Pipeline
- Analog Front End IP for CMOS image processing applications
- FXAFE030HH0L is an Analog Front End IP for image processing applications. FXAFE030HH0L is fabricated in UMC 40 nm logic LP/HVT Low-K process to implement a signal processing solution for scanners, video and imaging applications. _x000D_
- Fast and efficient two-dimensional FFT core for image processing applications
- Video and Image Processing Suite
- Video and Image Processing Pack