You are here:
SMIC 0.18um Low Leakage Power_On Reset
This is a Power-On-Reset circuit that generates a reset pulse when power supply is on. After the power AVDD18 reaches a specific level, VTR, it will output a logic reset signal with pulse width of tPOR. During this interval, all the logic elements can be initialized to known states. When the power drops to another level VTF or the PD goes from high to low, a reset pulse is also generated. The additional input RSTI can force the POR to output a reset signal, providing a soft reset function. If the power supplyfs rise time is longer than 400us, the reset pulse will not occur after the power supply is stable.
查看 SMIC 0.18um Low Leakage Power_On Reset 详细介绍：
- 查看 SMIC 0.18um Low Leakage Power_On Reset 完整数据手册
- 联系 SMIC 0.18um Low Leakage Power_On Reset 供应商