You are here:
Rail to rail LVDS receiver 1 Gbps
LVDS_RX is LVDS receiver with rail to rail input range. The interface to the core logic includes the output signal pin (OUTp) to receive data and the control pins (EN_RX, EN_RES, EN_CM) to configure the state of the receiver. EN_RES enables the on-chip 100 Ohm resistor. EN_CM enable input common-mode voltage for mode receiving AC coupled. Pins BP_RX and BPC_RX to gets voltage reference from receiver bias. PAD_INp and PAD_INn are complementary input to connect to the bonding pads. This LVDS receiver does not employ hysteresis, and therefore does not comply with the hysteresis requirement of the TIA and IEEE standards for LVDS differential signaling at the specified rates.
The LVDS receiver is designed on iHP SiGe BiCMOS 0.13 um technology.
The LVDS receiver is designed on iHP SiGe BiCMOS 0.13 um technology.
查看 Rail to rail LVDS receiver 1 Gbps 详细介绍：
- 查看 Rail to rail LVDS receiver 1 Gbps 完整数据手册
- 联系 Rail to rail LVDS receiver 1 Gbps 供应商