Deeply Embedded AI Accelerator for Microcontrollers and End-Point IoT Devices
You are here:
PLL CMOS phase-frequency detector with CMOS charge pump
Phase-frequency detector (PFD) forms control signal for VCO tuning. PFD compares phases of divided VCO signal and divided reference oscillator signal and detects phase difference. Charge pump generates pulses for loop filter. The CP output stage is an amplifier equalizing a buffer reference voltage of CP output current adjustment with a loop filter voltage; and an amplifier minimizing the disbalance of the charging/discharge current in loop filter capacitors.
Reference frequency 24.84 MHz.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
Reference frequency 24.84 MHz.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
查看 PLL CMOS phase-frequency detector with CMOS charge pump 详细介绍：
- 查看 PLL CMOS phase-frequency detector with CMOS charge pump 完整数据手册
- 联系 PLL CMOS phase-frequency detector with CMOS charge pump 供应商
Phase-frequency detector charge pump CP PFD IP
- 24.84 MHz Phase-frequency detector with charge pump (input amplitude 150…210 mV)
- 0.1 to 25 MHz Phase-frequency detector with charge pump
- 24.84 MHz Phase-frequency detector with charge pump
- PLL CMOS phase-frequency detector with ECL charge pump
- PLL ECL phase-frequency detector with ECL charge pump
- PLL ECL phase-frequency detector with ECL charge pump