DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List
PLBv46 to PCI Full Bridge
The PCI32 core provides an interface with the PCI bus. Details of the LogiCORE™ IP PCI32 core operation is found in the Xilinx LogiCORE IP PCI32 Interface v3, in the Xilinx LogiCORE PCI32 Interface v4 Product Specification, and in the Xilinx LogiCORE IP PCI v3.0 and v4.1 User Guides.
Host bridge functionality (often called North bridge functionality) is an optional functionality. Configuration Read and Write PCI commands can be performed from the PLB-side of the bridge. The PLBV46 PCI Bridge supports a 32-bit/33 MHz PCI bus only.
The PLBV46 PCI Bridge design has parameters that allow customers to configure the bridge to suit their application. The parameterizable features and exceptions to the support of PCI commands are discussed in the data sheet.
Available to all licensees of the PCI32 LogiCORE IP cores.
查看 PLBv46 to PCI Full Bridge 详细介绍:
- 查看 PLBv46 to PCI Full Bridge 完整数据手册
- 联系 PLBv46 to PCI Full Bridge 供应商
Interface and Interconnect IP
- Standard Compliant AMBA AXI SoC Interconnect, Soft IP
- Standard Compliant AMBA AHB SoC Interconnect, Soft IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Serial Peripheral Interconnect Master & Slave Interface Controller
- Physical Layer Interface Core
- PCIe 2.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect