28G LR Multi-Protocol SerDes (MPS) PHY - GLOBALFOUNDRIES 12nm
Phase Locked Loop (PLL) Macro
& spread-spectrum clock generation logic is placed in the core (PLL wrapper) and can be removed if
fractional division is not needed.
查看 Phase Locked Loop (PLL) Macro 详细介绍:
- 查看 Phase Locked Loop (PLL) Macro 完整数据手册
- 联系 Phase Locked Loop (PLL) Macro 供应商