You are here:
PCI Express (PCIe) 5.0 Controller
Application-optimized, high-performance controller IP for PCIe
The Cadence® Controller IP for PCIe 5.0 provides the logic required to integrate a root complex (RC), endpoint (EP), or dual mode (DM) controller into any system-on-chip (SoC). Compliant with PCIe 5.0, 4.0, 3.1, 2.1, and 1.1 specifications, the Controller IP has over 100 configuration features to customize the controller to the specific needs of any computing, networking, or storage application. The Controller IP is engineered to quickly and easily integrate into any SoC and connect seamlessly to a Cadence or thirdparty PIPE 5.x- or PIPE 4.4.1-compliant PHY. Client applications access the controller through an industry-standard Arm® AMBA® 3 or 4 AXI interface or through a native Cadence Host Adaptation Layer (HAL/HLS) interface.
The Cadence® Controller IP for PCIe 5.0 provides the logic required to integrate a root complex (RC), endpoint (EP), or dual mode (DM) controller into any system-on-chip (SoC). Compliant with PCIe 5.0, 4.0, 3.1, 2.1, and 1.1 specifications, the Controller IP has over 100 configuration features to customize the controller to the specific needs of any computing, networking, or storage application. The Controller IP is engineered to quickly and easily integrate into any SoC and connect seamlessly to a Cadence or thirdparty PIPE 5.x- or PIPE 4.4.1-compliant PHY. Client applications access the controller through an industry-standard Arm® AMBA® 3 or 4 AXI interface or through a native Cadence Host Adaptation Layer (HAL/HLS) interface.
查看 PCI Express (PCIe) 5.0 Controller 详细介绍：
- 查看 PCI Express (PCIe) 5.0 Controller 完整数据手册
- 联系 PCI Express (PCIe) 5.0 Controller 供应商
PCIe 5.0 IP
- PCIe 5.0 Integrity and Data Encryption Security Module
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC
- PCIe 5.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 5.0 Customizable Embedded Multi-port Switch
- PCIe 5.0 PHY in TSMC (16nm, 12nm, N7, N6, N5, N4P, N3E, N3P)