MIPI C-PHY v1.2 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (16nm,N6, N5)
You are here:
Neoverse E1 CPU
Infrastructure for Next-Generation Throughput Demands
The Neoverse E1 processor is a new class of highly efficient CPU technology designed specifically for throughput compute workloads. The design is highly scalable to support throughput demands for next generation edge to core data transport.
The Neoverse E1 processor is a new class of highly efficient CPU technology designed specifically for throughput compute workloads. The design is highly scalable to support throughput demands for next generation edge to core data transport.
查看 Neoverse E1 CPU 详细介绍：
- 查看 Neoverse E1 CPU 完整数据手册
- 联系 Neoverse E1 CPU 供应商
Block Diagram of the Neoverse E1 CPU
cpu IP
- High Bandwidth Out-of-Order RISC-V CPU IP Core
- All in one solution for AI in RISC-V
- 2D (vector graphics) GPU IP Further advanced architecture for minimized CPU load and increased pixel performance in vector processing
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- High Bandwidth In-Order RISC-V CPU IP Core
- RISC-V Processor - RV12 - 32/64 bit, Single Core CPU