You are here:
MIPI RFFE Master Controller IP Core v3.0
Mobile radio communication systems are complex multi-radio systems comprising several transceivers. Arasan supports the latest MIPI RFFE standard v3.0. The RFFE bus is a 2-wire serial interface that utilizes a bus frequency of up to 52 MHz and timing accurate trigger mechanisms to allow control of timing-critical functions. It is used to connect a digital RFIC to RF front-end components, like Power Amplifiers, Low-Noise Amplifiers, and Antenna Sensors, which are considered RFFE Slaves.
The RFFE Master v3.0 IP core typically resides in the RFIC in a mobile platform, and utilizes the RFFE bus to identify, program, and monitor the registers in RF front end Slave devices through programmed IO. It is designed to support existing standards such as LTE, UMTS, HSPA, and EGPRS, and is usable in configurations ranging from single Master/single Slave to multi-Master/multi-Slave.
At a minimum, Arasan delivers RFFE Master in RTL form. Physical designs of the complete RFFE Master, including the Pad Logic block for CLK and DATA as shown below, can be provided upon request.
The RFFE Master v3.0 IP core typically resides in the RFIC in a mobile platform, and utilizes the RFFE bus to identify, program, and monitor the registers in RF front end Slave devices through programmed IO. It is designed to support existing standards such as LTE, UMTS, HSPA, and EGPRS, and is usable in configurations ranging from single Master/single Slave to multi-Master/multi-Slave.
At a minimum, Arasan delivers RFFE Master in RTL form. Physical designs of the complete RFFE Master, including the Pad Logic block for CLK and DATA as shown below, can be provided upon request.
查看 MIPI RFFE Master Controller IP Core v3.0 详细介绍：
- 查看 MIPI RFFE Master Controller IP Core v3.0 完整数据手册
- 联系 MIPI RFFE Master Controller IP Core v3.0 供应商
Block Diagram of the MIPI RFFE Master Controller IP Core v3.0
