MIPI M-PHY TSMC55gp/lp
The architecture is customizable and allows support from 1 to 4 lanes for increased throughput. It is designed with ease of integration in mind. The PHY is small, low power and contains all IOs including primary and secondary ESD.
查看 MIPI M-PHY TSMC55gp/lp 详细介绍:
- 查看 MIPI M-PHY TSMC55gp/lp 完整数据手册
- 联系 MIPI M-PHY TSMC55gp/lp 供应商