You are here:
MIPI M-PHY Designed for SMIC 130nm
The MXL-MPHY-S-130 is a high-frequency low-power, low-cost, Physical Layer IP compliant with the MIPI Alliance Standard for M-PHY. The IP can be used as a physical layer for many applications, including interfaces for display, camera, audio, video, memory, power management and Baseband to RFIC.
It supports the following standards: DigRF v4, CSI-3, DSI-2, Uniport-M (UniPro1.41) LLI and JC-64.1 UFS.
By using efficient BURST mode operation with scalable speeds, significant power savings can be obtained.
Selection of signal slew rate and amplitude allows reduction of EMI/RFI, while maintaining low bit error rates.
It supports the following standards: DigRF v4, CSI-3, DSI-2, Uniport-M (UniPro1.41) LLI and JC-64.1 UFS.
By using efficient BURST mode operation with scalable speeds, significant power savings can be obtained.
Selection of signal slew rate and amplitude allows reduction of EMI/RFI, while maintaining low bit error rates.
特色
- Complies with MIPI Standard for M-PHY v3.0
- Dual-simplex point-to-point interface with ultra low voltage differential signaling
- Slew-rate control for EMI reduction
- Supports HS modes GEAR 1-3
- Supports all Type-I LS modes (GEAR 0-7)
- Supports Type-II LS mode
- 1- 6Gbps data rate in HS mode
- 0.01-576Mbps data rate in LS mode
- Suitable for copper and optical media
- Low power dissipation
可交付内容
- Datasheet
- GDSII database
- LVS Netlist
- Integration Guidelines
- Timing Model
- Behavioral Model
- LEF File
- RTL
- Platform (Optional)
- One year support
查看 MIPI M-PHY Designed for SMIC 130nm 详细介绍：
- 查看 MIPI M-PHY Designed for SMIC 130nm 完整数据手册
- 联系 MIPI M-PHY Designed for SMIC 130nm 供应商
MIPI IP
- MIPI D-PHY 1.5Gbps (4-lanes TX/RX, PLL Integrated) TSMC 28HPM
- MIPI D-PHY 2.0Gbps (4-lanes TX/RX, PLL integrated) TSMC 16FF+LL
- MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
- MIPI D-PHY TSMC 28nm HPC+ @ 2.5Ghz
- MIPI CPHY DPHY Combo PHY IP on TSMC 16FF/12FF
- MIPI Universal D-PHY IP - 4.5Gbps/lane, MIPI D-PHY v2.5 Compliant