MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
You are here:
MIPI D-PHY Universal IP in TSMC 65GP
The MXL-D-PHY-UNIV-T-65GP is a high-frequency, low-power, low-cost, source-synchronous, physical Layer supporting the MIPI Alliance Specification for D-PHY v2.1. The PHY can be configured as a MIPI Master or MIPI Slave supporting camera interface CSI-2 and display interface DSI/DSI-2 applications.
查看 MIPI D-PHY Universal IP in TSMC 65GP 详细介绍：
- 查看 MIPI D-PHY Universal IP in TSMC 65GP 完整数据手册
- 联系 MIPI D-PHY Universal IP in TSMC 65GP 供应商
Block Diagram of the MIPI D-PHY Universal IP in TSMC 65GP
