400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
MIPI D-PHY - TSMC 40nm LP
The T40LP_MIPIDPHYV01 IP is a MIPI D-PHY and LVDS based on TSMC 40nm LP process. It is suitable for the interface between the timing controller and column drivers.
查看 MIPI D-PHY 详细介绍：
- 查看 MIPI D-PHY 完整数据手册
- 联系 MIPI D-PHY 供应商
Block Diagram of the MIPI D-PHY
