You are here:
LVDS Receiver IP, 20MHz - 135MHz , UMC 0.18um G2 process
DLL-based LVDS RX, VCC=3.3 for 20M~135MHz and VCC=2.5 for 20M~100MHz operation frequency, UMC 0.13um HS FSG Logic process.
查看 LVDS Receiver IP, 20MHz - 135MHz , UMC 0.18um G2 process 详细介绍：
- 查看 LVDS Receiver IP, 20MHz - 135MHz , UMC 0.18um G2 process 完整数据手册
- 联系 LVDS Receiver IP, 20MHz - 135MHz , UMC 0.18um G2 process 供应商
LVDS IP
- Bi-Directional LVDS with LVCMOS
- TSMC 3nm (N3E) 1.5V LVDS
- TSMC 3nm (N3E) 1.2V LVDS Tx/Rx with 1.8V BGR
- Display LVDS/MIPI D-PHY/sub-LVDS combo Transmitter 1.0G/2.5G/1.0Gbps 10-Lane
- LVDS IO handling data rate up to 50Mbps with maximum loading 60pF
- Display LVDS single link/dual link Transmitter 1.12Gbps 8-Lane