DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List
LPDDR5X/5/4X Controller is a next generation controller optimized for power, latency, bandwidth, and area, supporting JEDEC standard LPDDR5X, LPDDR5 and LPDDR4X SDRAMs
Synopsys' DDR and LPDDR PHYs are supportd by Synopsys' unique Synopsys DDR PHY Compiler for determining the area and power of a customer-specific configuration.
Synopsys DDR5/4, LPDDR5X/5/4/4X Controllers, and Enhanced Universal DDR Memory and Protocol Controller IP feature a DFI-compliant interface, low latency and low gate count while offering high bandwidth. Optional market-specific features like AMBA CHI, AXI/4 AXI Quality of Service (QoS) and advanced Reliability, Availability and Serviceability (RAS) features allow you to match the area and capabilities of the controllers to your needs. The Synopsys Inline Memory Encryption (IME) Security Module seamlessly integrates with Synopsys DDR and LPDDR controllers to provide confidentiality and data protection.
查看 LPDDR5X/5/4X Controller is a next generation controller optimized for power, latency, bandwidth, and area, supporting JEDEC standard LPDDR5X, LPDDR5 and LPDDR4X SDRAMs 详细介绍:
- 查看 LPDDR5X/5/4X Controller is a next generation controller optimized for power, latency, bandwidth, and area, supporting JEDEC standard LPDDR5X, LPDDR5 and LPDDR4X SDRAMs 完整数据手册
- 联系 LPDDR5X/5/4X Controller is a next generation controller optimized for power, latency, bandwidth, and area, supporting JEDEC standard LPDDR5X, LPDDR5 and LPDDR4X SDRAMs 供应商