You are here:
Low Noise Programmable PLL
This customisable PLL has been designed for use with high-performance A/D converters where low jitter clock generation is critical to the success of applications such as DVB, Cable Modem and Wireless LAN.
An integer N type PLL is used yielding excellent phase noise performance. The PLL is designed to provide excellent jitter performance while also maintaining low current consumption. It uses a third order loop filter which gives very good spurious performance, supply rejection, phase noise and jitter performance.
An integer N type PLL is used yielding excellent phase noise performance. The PLL is designed to provide excellent jitter performance while also maintaining low current consumption. It uses a third order loop filter which gives very good spurious performance, supply rejection, phase noise and jitter performance.
特色
- 65nm SMIC Logic Low Leakage Process
- Deep NWELL included for noise isolation
- Single 1.2V Power Supply Voltage
- Input Frequency Range: 10MHz – 150MHz
- Comparison Frequency Range: 10MHz – 50MHz
- VCO Frequency Range: 600MHz – 1200MHz
- 4 Independent Programmable Output Clocks
- Output Clock Range 4.72MHz – 600MHz
- Power Down and Bypass Mode
- Low Jitter < 15ps rms
- Power Dissipation ~ 5.2mW
- No External Components Required
- Compact Die Area
- 55nm Shrink compatible
查看 Low Noise Programmable PLL 详细介绍：
- 查看 Low Noise Programmable PLL 完整数据手册
- 联系 Low Noise Programmable PLL 供应商
PLL
- MIPI D-PHY 1.5Gbps (4-lanes TX/RX, PLL Integrated) TSMC 28HPM
- MIPI D-PHY 2.0Gbps (4-lanes TX/RX, PLL integrated) TSMC 16FF+LL
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- TSMC CLN7FFLVT 7nm Deskew PLL - 300MHz-1500MHz
- TSMC CLN7FF 7nm Ultra PLL - 15MHz-3250MHz
- Ultra Low Area Frequency Synthesizer PLL (5nm - 90nm)