You are here:
Quadrature Output PLL - TSMC 90-nm - Low Jitter 1.9GHz to 2.5 Ghz
The Clock generator PLL is designed to multiply an input clock signal by an integer 40 and 50. It does not provide any de-skew functionality . The output is 2.5GHz with 50% duty cycle with quadrature phases.
查看 Low Jitter 1.25GHz to 2.5GHz Quadrature Output PLL 详细介绍:
- 查看 Low Jitter 1.25GHz to 2.5GHz Quadrature Output PLL 完整数据手册
- 联系 Low Jitter 1.25GHz to 2.5GHz Quadrature Output PLL 供应商