You are here:
Linear Regulator IP, Output: 3.3V/150mA, UMC 0.11um HS/FSG process
Input 4.5V-5.5V, 3.3V/150mA Output Regulator, UMC 0.11um HS/FSG Logic process.
查看 Linear Regulator IP, Output: 3.3V/150mA, UMC 0.11um HS/FSG process 详细介绍:
- 查看 Linear Regulator IP, Output: 3.3V/150mA, UMC 0.11um HS/FSG process 完整数据手册
- 联系 Linear Regulator IP, Output: 3.3V/150mA, UMC 0.11um HS/FSG process 供应商
Power IP IP
- NPU IP family for generative and classic AI with highest power efficiency, scalable and future proof
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- Ultra low power AI inference accelerator
- IP cores for ultra-low power AI-enabled devices