65nm OTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
LDO voltage regulator
The voltage regulator consists of a differential amplifier which compares reference voltage with voltage from a feedback divider. It adjusts the impedance of a pass PMOS transistor for stabilization of output voltage at a set level. The output voltage adjustment is defined by the digital code OV<1:0>. It is able to change a feedback divider transfer ratio in range of 0.6 / 0.7 / 0.8 / 0.9.
The block is fabricated on TSMC SiGe BiCMOS 0.18 um technology.
The block is fabricated on TSMC SiGe BiCMOS 0.18 um technology.
查看 LDO voltage regulator 详细介绍：
- 查看 LDO voltage regulator 完整数据手册
- 联系 LDO voltage regulator 供应商
Low drop out voltage regulator LDO IP
- LDO voltage regulator (output voltage 1.8 V)
- Programmable LDO voltage regulator (output voltage 2.5 V to 2.7 V)
- Programmable LDO voltage regulator (output voltage 2.5 V to 2.7 V)
- Programmable LDO voltage regulator (output voltage 2.5 V to 2.7 V)
- Cap-less 25mA Low Noise LDO, Fujitsu 90nm
- Cap-less 100mA Low Noise LDO, XFAB 250nm